MAP electronics Cocerto-B Specifikace Strana 1

Procházejte online nebo si stáhněte Specifikace pro Navigátory MAP electronics Cocerto-B. MAP electronics Cocerto-B Specifications Uživatelská příručka

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 20
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 0
F28M35H20B1, F28M35H20C1, F28M35H22B1,
F28M35H22C1, F28M35H32B1, F28M35H32C1,
F28M35H50B1, F28M35H50C1, F28M35H52B1,
F28M35H52C1 Concerto MCU
Silicon Errata
Literature Number: SPRZ357B
August 2011 Revised January 2012
Zobrazit stránku 0
1 2 3 4 5 6 ... 19 20

Shrnutí obsahu

Strany 1 - Silicon Errata

F28M35H20B1, F28M35H20C1, F28M35H22B1,F28M35H22C1, F28M35H32B1, F28M35H32C1,F28M35H50B1, F28M35H50C1, F28M35H52B1,F28M35H52C1 Concerto MCUSilicon Erra

Strany 2

Known Design Marginality/Exceptions to Functional Specificationswww.ti.comAdvisory Control Subsystem: Reset Value (/8) of CCLKCTL.CLKDIV Bit Field Vio

Strany 3 - Contents

www.ti.comKnown Design Marginality/Exceptions to Functional SpecificationsAdvisory Master Subsystem: MNMIFLG.NMIINT Bit Will Not be Set in Some Cases

Strany 4

Known Design Marginality/Exceptions to Functional Specificationswww.ti.comAdvisory Master Subsystem Boot ROM: NMI Handler Can Return Before Clearing A

Strany 5

www.ti.comKnown Design Marginality/Exceptions to Functional SpecificationsAdvisory GPIO: GPIOs on Port C Do Not Toggle Correctly When Using the GPCTOG

Strany 6 - 3 Device Markings

Known Design Marginality/Exceptions to Functional Specificationswww.ti.comAdvisory Read of Clock Control Registers on C28x Memory Map is EALLOW-Protec

Strany 7 - Table 2. Advisory List

www.ti.comKnown Design Marginality/Exceptions to Functional SpecificationsAdvisory Flash ECC: When Program/Data Cache is Enabled, ECC Errors are Captu

Strany 8

Known Design Marginality/Exceptions to Functional Specificationswww.ti.comAdvisory VREG: VREG 'Warn Lo/High' Feature Does Not Work as Intend

Strany 9

www.ti.comKnown Design Marginality/Exceptions to Functional SpecificationsAdvisory RAM Controller: Cortex™-M3 Accesses to Shared RAM (Cx and Sx) and t

Strany 10 - Revision(s) Affected 0

Documentation Supportwww.ti.com5 Documentation SupportFor device-specific data sheets and related documentation, visit the TI web site at: http://www.

Strany 11 - Submit Documentation Feedback

www.ti.comRevision History6 Revision HistoryThis revision history highlights the technical changes made to the SPRZ357A errata document to make itan S

Strany 12

2SPRZ357B–August 2011–Revised January 2012Submit Documentation FeedbackCopyright © 2011–2012, Texas Instruments Incorporated

Strany 13

IMPORTANT NOTICETexas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improveme

Strany 14

Contents1 Introduction ... 52 Dev

Strany 15

www.ti.comList of Figures1 Example of Device Markings ... 6

Strany 16

Silicon ErrataSPRZ357B–August 2011– Revised January 2012F28M35x Concerto MCU Silicon Errata1 IntroductionThis document describes the silicon updates t

Strany 17

x 980YMLLLLSYMLLLLS$$980G4Lot Trace Code2-Digit Year/Month CodeAssembly LotAssembly Site CodeWafer Fab Code as applicableTI EIA CodeGreen (Low H

Strany 18 - 5 Documentation Support

www.ti.comKnown Design Marginality/Exceptions to Functional Specifications4 Known Design Marginality/Exceptions to Functional SpecificationsTable 2. A

Strany 19 - 6 Revision History

Known Design Marginality/Exceptions to Functional Specificationswww.ti.comAdvisory Debug: Global Run of Cortex™-M3 and TMS320C28x™ is not OperationalR

Strany 20 - IMPORTANT NOTICE

www.ti.comKnown Design Marginality/Exceptions to Functional SpecificationsAdvisory NMI: Writing a " 0" to Any of the CNMIFRC/MNMIFRC Registe

Komentáře k této Příručce

Žádné komentáře